r&s®smw-九游官网下载
- 概览
- applications
the design flow of a digital chipset or module can be subdivided into several steps. signal generators are typically used at two stages:
- signal generation for stimulating hardware simulators that emulate a chip or module design
- verification and test of early hardware prototypes (chipset, soc, digital module)
stimulus generation for hw emulators
during the design process of chipsets or modules, fpga-based hardware emulators are utilized to perform early tests with real test and measurement instruments. at this stage the chip/module design only exists as sw model. the generic hw emulator runs this sw model and allows stimulation with real physical signals. via the r&s®ex-iq-box the digital iq signal from the r&s®smw200a is physically converted to the needed digital iq signal of the hw emulator. the r&s®smw-k551 slow iq option is used to slow down the stimulus generation to meet the clock rate requirements of the hardware emulator.
stimulus generation for hw prototypes
for design verification of digital hardware prototypes, the r&s®smw200a is used to supply the needed digital iq stimulus signals. the dut can be any device with a digital iq interface such as an fpga based test board, an adapter board with the chipset/soc to test or a completely integrated digital signal processing module. typically, the whole test bed is controlled via chipset/dut specific debug tools. the r&s®smw-k551 slow iq option is used to adapt the signal generation speed to the processing speed of the hw prototype. the r&s®ex-iq-box “translates” the digital iq signal from the r&s®smw200a to the data format needed by the dut. all in all, this allows general functionality and algorithm tests with realistic signals for early design prototypes that are not capable to run at full speed.